

# **TCPA PC Specific Implementation Specification**

*Version 1.00  
September 09, 2001*

Copyright © 2001 Compaq Computer Corporation, Hewlett-Packard Company, IBM Corporation,  
Intel Corporation, Microsoft Corporation

All rights reserved.

## **DISCLAIMERS:**

THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE.

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED HEREBY.

COMPAQ, HP, IBM, INTEL, AND MICROSOFT, DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF PROPRIETARY RIGHTS, RELATING TO THE USE OF THE INFORMATION IN THIS SPECIFICATION AND TO THE IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. COMPAQ, HP, IBM, INTEL, AND MICROSOFT, DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH RIGHTS.

WITHOUT LIMITATION, COMPAQ, HP, IBM, INTEL, AND MICROSOFT DISCLAIM ALL LIABILITY FOR COST OF PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES, WHETHER UNDER CONTRACT, TORT, WARRANTY OR OTHERWISE, ARISING IN ANY WAY OUT OF USE OR RELIANCE UPON THIS SPECIFICATION OR ANY INFORMATION HEREIN.

All product names are trademarks, registered trademarks, or service marks of their respective owners.

# Change History

Version	Date	Description
1.00 RC1	August 16, 2001	Proposed initial release candidate
1.00 RC1.1	August 23, 2001	Editorial Corrections.
1.00 RC 2	August 23, 2001	Re-added Preface to give a location for post release comments. Change 7.2.3 EV_ACTION Event Types event: "Booting BCV Device s" Made clarifications to wording in section 8.3.2
1.00 Final	September 09, 2001	Final Release

# Table of Contents

1.	Introduction and Concepts.....	6
1.1	PC Architecture .....	6
1.2	Definitions .....	9
1.2.1	BIOS Recovery Mode .....	9
1.2.2	Core RTM (CRTM) .....	9
1.2.3	Central Processing Unit (CPU) .....	9
1.2.4	Immutable .....	9
1.2.5	Initial Program Loader (IPL).....	9
1.2.6	Manufacturer.....	10
1.2.7	Measurement and Measure.....	10
1.2.8	Motherboard .....	10
1.2.9	Pre-Boot State .....	10
1.2.10	Post-Boot State.....	10
1.2.11	Platform.....	10
1.2.12	Platform Reset .....	11
1.2.13	System.....	11
1.2.14	TCPA Main Specification .....	11
1.2.15	TCPA TSS Specification.....	11
1.2.16	Trusted Building Block (TBB).....	11
1.3	Concepts .....	12
1.3.1	Immutable .....	12
1.3.2	Trusted Building Block (TBB).....	12
1.3.3	Platform Reset Types .....	12
1.3.4	Core RTM (CRTM) .....	12
1.3.5	Boot State Transition .....	13
1.3.6	Establishing the Chain of Trust.....	13
2.	Integrity Collection & Reporting .....	14
2.1	Concepts .....	14
2.1.1	Initial TBB control and Platform Reset.....	14
2.1.2	Transferring Control.....	14
2.2	PCR Usage .....	14
2.2.1	PCR[0] – CRTM, POST BIOS and Embedded Option ROMs .....	14
2.2.2	PCR[1] - Motherboard Configuration .....	15
2.2.3	PCR[2] - Option ROM Code .....	16
2.2.4	PCR[3] – Option ROM Configuration and Data .....	17
2.2.5	PCR[4] - IPL Code .....	17
2.2.6	PCR[5] – IPL Configuration and Data.....	18
2.2.7	PCR[6] – State Transition .....	18
2.2.8	PCR[7] – Reserved .....	19
3.	Platform Setup and Configuration .....	20
3.1	Pre-Boot ROM-based Setup .....	20
3.2	Post-Boot ROM-based Setup .....	20
3.3	Reference Partition .....	20
3.4	OS Based Setup Utility .....	20
4.	Maintenance .....	21
4.1	BIOS Recovery Mode .....	21
4.2	Flash Maintenance.....	21
4.2.1	Manufacturer Approved Environment (MAE).....	21
4.2.2	Non-Manufacturer Approved Environment (NMAE) .....	22
5.	TCPA Credentials .....	23
5.1	Platform Certificate .....	23

5.2	Platform Conformance Certificate .....	23
5.3	Method of Verification .....	23
5.4	Validation Certificate Header .....	23
6.	IPL Code, Power States, and Transitions .....	24
6.1	Architecture and Definitions .....	24
6.2	Procedure for Transitioning the TPM from Pre-Boot to Post-Boot .....	24
6.2.1	Extending PCR[4] – The IPL Code .....	24
6.2.2	Extending PCR[5] – IPL Configuration and Data .....	24
6.2.3	Logging of Boot Events .....	25
6.2.4	Passing Control of the TPM from Pre-Boot to Post-Boot .....	25
6.2.5	Various Boot Devices and Special Treatment they may receive .....	25
6.3	Power States, Transitions, and TPM Initialization .....	26
6.3.1	Definitions and Conditions during Power States .....	27
6.3.2	Power State Transitions .....	28
7.	Event Logging .....	32
7.1	ACPI Table Usage .....	32
7.2	Measurement Event Log .....	33
7.2.1	Platform Independent Event Log Structure .....	34
7.2.2	Platform Specific Event Log .....	34
7.2.3	EV_ACTION Event Types .....	36
8.	Implementation .....	38
8.1	Application Level Interface .....	39
8.1.1	General Calling Convention .....	39
8.1.2	Return Codes .....	40
8.1.3	TCPA_StatusCheck .....	41
8.1.4	TCPA_HashLogExtendEvent .....	42
8.1.5	TCPA_PassThroughToTPM .....	44
8.1.6	TCPA_ShutdownPreBootInterface .....	46
8.1.7	TCPA_LogEvent .....	47
8.1.8	TCPA_HashAll .....	49
8.1.9	TCPA_TSS .....	50
8.1.10	TCPA_BIOSReserved .....	52
8.1.11	TCPA_BIOSVendorReserved .....	53
8.2	TPM Driver Interfaces .....	54
8.2.1	Module Architectures .....	54
8.2.2	Memory Absent (MA) Driver .....	56
8.2.3	Memory Present (MP) Driver .....	61
8.3	Physical Presence .....	70
8.3.1	Physical Switch .....	70
8.3.2	Indication of Physical Presence from the CRTM .....	70

# Corrections and Comments

Please send corrections and comments regarding this specification to:

[PCSV1@TRUSTEDPC.ORG](mailto:PCSV1@TRUSTEDPC.ORG)

# 1. Introduction and Concepts

## *Start of Informative comment:*

The Trusted Computing Platform Alliance Specification Version 1.0 (hereafter referred to as the TCPA Main Spec) has been written as a platform independent specification defining computing platforms. As such, the TCPA Specification is general in specifying both hardware and software requirements. The goal of the TCPA specification committee was to create consistency among implementations within each computing architecture. It is expected that complementary architecture documents will be created for each architecture.

This document serves as implementation reference document for the PC architecture. Specifically, the document defines:

- o Design of BIOS registers to the Pre-Boot class through the transfer to Post-Boot class.
- o How the BIOS or a component library functions as the Core Boot or Post-Boot (Loadable) (CRTL).
- o Programming interfaces to the BIOS as it performs the functions of the TCPA sub-system (SS) and access to the TPM.
- o Behavior entering, doing, and exiting power and initialization states.
- o Guidelines for Option ROMs.

This specification is based on the *Trusted Computing Platform Alliance (TCPA) Main Specification, Version 1.0* as released - hereafter referred to as the TCPA Main Specification. The reader is expected to have an understanding of the concepts, defined functionality, and terms expressed in that document. This specification will attempt to minimize the duplication of information from that document, therefore, concepts and terms defined in the TCPA Main Specification will not be defined in this document. If there is a conflict in interpretation between this and the Main Specification, the concept or functional description as defined in the TCPA Main Specification will take precedence.

This specification also references the following specifications. The reader is expected to be familiar with the concepts and terminology contained in each where relevant:

- o Plug and Play BIOS Specification Version 1.0A
- o Advanced Configuration and Power Interface Specification; Revision 2.0 July 27, 2000
- o BIOS Boot Specification; Version 1.01 January 11, 1996
- o Boot Integrity Services Application Programming Interface; Version 1.0
- o System Management BIOS Reference Specification
- o "El Torito" Bootable CD-ROM Format Specification; Version 1.0; January 25, 1996
- o Preboot Execution Environment (PXE) Specification; Version 2.1
- o PARTIES (Protected Area Run Time Interface Extension Services) Working Draft F13 D1367; Revision 3 September 10, 2000.


## *End of Informative comment:*

## 1.1 PC Architecture

### *Start of Informative comment:*

The concepts and descriptions of the PC architecture are described below in both the diagram and the descriptions. While the diagram infers physical connections, the connections and associations between the components are logical.

~~End of Interactive Content~~



□ Figure 1-1 Components of the PC



## 1.2 Definitions

1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 26

*Journal of Management Studies*, 19(1), 67-80.

### 1.2.1 BIOS Recovery Mode

✓ (b)(7)(C), (b)(7)(D), (b)(7)(F), (b)(7)(G)

1. The first step is to identify the problem. In this case, the problem is that the company is not meeting its sales targets.

... ..

### 1.2.2 Core RTM (CRTM)

2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 26

1. The first step is to identify the problem. In this case, the problem is that the company is not meeting its sales targets.

**Table 1.** Demographic characteristics of study population

### 1.2.3 Central Processing Unit (CPU)

Source: *Journal of Interpersonal Violence* 26(12), 2011, pp. 3001-3017.

The following are the major features of the DCE which are essential to a single system architecture: (1) a set of distributed system services that is a single set of interfaces to all system services; (2) a distributed system architecture that is defined as a platform-based architecture consisting of multiple nodes and services and a single operating system; (3) the purpose of the platform is to provide a common interface to all nodes in all DCEs on the platform.

**Final of the 1990-1991 Competition**

### 1.2.4 Immutable

**Series of Informative Sessions**

September 14, 1964

END OF DOCUMENT COMMENT

### 1.2.5 Initial Program Loader (IPL)

## Start of an Independent Company

This is the end of the article during the Post-Goal state. The purpose of this article is to define Post-Goal Achievement.

1. **THE STATE OF TEXAS, COUNTY OF DALLAS.**  
 2. **Know all men,** that **JOHN A. HARRIS** of the County of Dallas, State of Texas, for and in consideration of the sum of **ONE HUNDRED AND FIFTY DOLLARS** to him in hand paid by the said **JOHN A. HARRIS**, the receipt of which is hereby acknowledged, have granted, sold and conveyed, and by these presents do grant, sell and convey unto the said **JOHN A. HARRIS**, his heirs and assigns forever, all that certain **TRACT OF LAND** in the County of Dallas, State of Texas, containing **ONE** acre, more or less, the corners of which are as follows, to-wit:

### 1.2.6 Manufacturer

*Start of Informative comment:*

The entity that creates and assigns to the value of a component in the specified context of services, roles and other components of the TBS. Unless otherwise stated, it is subject to the regulations of the appropriate.

*End of informative comment:*

### 1.2.7 Measurement and Measure

*Start of Informative comment:*

These values are used to measure and extend to the appropriate TBS.

*End of informative comment:*

### 1.2.8 Motherboard

*Start of Informative comment:*

An entity that is supplied by the Manufacturer which is composed of the TBS and other components physically or logically attached and supplied by the Manufacturer.

*End of informative comment:*

### 1.2.9 Pre-Boot State

*Start of Informative comment:*

The state of the system prior to the invocation of the INT 19h or its equivalent.

*End of informative comment:*

### 1.2.10 Post-Boot State

*Start of Informative comment:*

The state of the system after the invocation of the first INT 19h or its equivalent. This may include OS, PARTIES, diagnostics, etc.

*End of informative comment:*

### 1.2.11 Platform

*Start of Informative comment:*

The entity that presents and receives information to and from the user. The Platform is composed of the Motherboard to which the CPU and primary peripheral devices are attached<sup>1</sup>, the CP(U)s, all BIOSes, the TPM, and peripherals attached to the main board.

*End of informative comment:*

<sup>1</sup> Primary peripheral device refers to devices which directly attach to and directly interact with the CPU. Examples are PCI cards, LPC components, USB Host controller and root hub, attached serial and parallel ports, etc. Examples of devices not included in this class are USB and IEEE 1394 devices.

### 1.2.12 Platform Reset

*Start of Informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

*End of Informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

### 1.2.13 System

*Start of Informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

*End of Informative comment:*

### 1.2.14 TCPA Main Specification

*Start of Informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

*End of Informative comment:*

### 1.2.15 TCPA TSS Specification

*Start of Informative comment:*

The event that causes the components of the Platform to enter their reset condition including the TPM (caused by a TPM\_Init). Upon a Platform Reset, the CPU MUST begin execution at the CRTM. This event MUST cause a PCI\_Reset. Unless otherwise stated, the result of a Platform Reset MUST cause the equivalent of transitioning the motherboard from the S5 state (i.e., It may not cause a transition from S3.)

*End of Informative comment:*

### 1.2.16 Trusted Building Block (TBB)

*Start of Informative comment:*

The combination of the TPM, TPM connection of the CRTM to the motherboard, and the connection of the TPM to the motherboard. See section 1.3.2 Trusted Building Block (TBB).

*End of Informative comment:*

## 1.3 Concepts

### 1.3.1 Immutable

In this specification immutable means that in order to maintain trust in the Platform, the replacement or modification of code or data **MUST** be performed by a Platform manufacturer-approved agent and method. This allows a manufacturer to establish an upgrade method for the portion of the Platform which is the CRTM with consideration of the security properties of the Platform's Protection Profile.

### 1.3.2 Trusted Building Block (TBB)

The combination of the CRTM, TPM, connection of the CRTM to the motherboard, and the connection of the TPM to the motherboard. The connection of the CRTM to the TPM is done through transitive trust of the CRTM connection and the TPM connection.

Since the CRTM and the TPM are the only trusted components of the Motherboard and since indication of physical presence requires a trusted mechanism to be activated by the platform owner, the indication of physical presence **MUST** be contained within the TBB.

### 1.3.3 Platform Reset Types

#### *Start of Informative comment:*

A Cold Boot Platform Reset occurs when transitioning the Platform from a Full Power-Off state in which no OS specific state or status is preserved on the Platform except for that which is contained on any OS load device to a Power-On state. This excludes returning from various power or suspend states which can occur after the Cold Boot Reset from an OS present state.

A Hardware Platform Reset occurs when a signal activates the reset signal of all Platform components. This may be a user initiated event or a software initiated event triggered by a command to a hardware component which asserts the reset line.

A Warm Boot Platform Reset occurs when software (often caused by a user keyboard input but may be software induced) causes a Platform Reset.

#### *End of Informative comment:*

For all types of Platform Resets the CPU **SHALL** begin executing code with the CRTM's Platform initialization code. The Platform **MUST** perform a Platform Reset. No System component **SHALL** block the PCI\_Reset signal to any of the System components.

### 1.3.4 Core RTM (CRTM)

The Core Root of Trust for Measurement (CRTM) **MUST** be an immutable portion of the Platform's initialization code that executes upon a Platform Reset. The Platform's execution **MUST** begin at the CRTM upon any Platform Reset.

**The trust in the Platform is based on this component. The trust in all measurements is based on the integrity of this component.**

Currently, in a PC, there are at least two types of CRTM architectures:

- CRTM is the BIOS Boot Block.

#### *Start of Informative comment:*

In this architecture the BIOS is composed of a BIOS Boot Block and a POST BIOS. Each of these are independent components and each can be updated independent of the other. In this

**End of information comment**

**End of information comment**

The Manufacturer MUST control the update, modification, and maintenance of the BIOS Boot Block component, while either the Manufacturer or a 3<sup>rd</sup> party supplier may update, modify, or maintain the POST BIOS component. If there are multiple execution points for the BIOS Boot Block, they must all be within the CRTM.

- CRTM is the entire BIOS

**Start of information comment**

The Manufacturer MUST control the update, modification, and maintenance of the entire BIOS

**End of information comment**

The Manufacturer MUST control the update, modification, and maintenance of the entire BIOS

### 1.3.5 Boot State Transition

The transition between Pre-Boot and Post-Boot states is the first invocation of INT 19h or equivalent.

### 1.3.6 Establishing the Chain of Trust

#### 1.3.6.1 Bindings

##### 1.3.6.1.1 Bindings between an Endorsement Key, a TPM, and a Platform.

The relationship between the Endorsement Key, a TPM, and a Platform is described in Section 2.2 of the TCPA Main Specification.

##### 1.3.6.1.2 Binding Methods.

**Start of information comment**

The method of binding the TPM to the Motherboard is an architectural and design concern, leaving the respective binding details and is not specified here. There are two types of binding: physical and logical. Physical binding refers to hardware-related aspects of the binding, such as the physical connection of the TPM to the Motherboard. Logical binding refers to software-related aspects of the binding, such as the logical connection of the TPM to the Motherboard.

**Example**

The TPM is a self-contained device that is physically bound to the Motherboard. The Endorsement Key is a unique key that is physically bound to the TPM. The TPM is physically bound to the Motherboard via a physical connection, such as a soldered connection or a plug-in connection.

The TPM is also logically bound to the Motherboard via a logical connection. The logical connection is established by the TPM's firmware, which is loaded into the TPM's memory. The TPM's firmware is physically bound to the TPM, but the logical connection is established by the TPM's firmware. The logical connection is established by the TPM's firmware, which is loaded into the TPM's memory. The TPM's firmware is physically bound to the TPM, but the logical connection is established by the TPM's firmware.

**End of information comment**

## 2. Integrity Collection & Reporting

### 2.1 Concepts

#### 2.1.1 Initial TBB control and Platform Reset

Upon Platform Reset the CRTM MUST have control of the TBB.

#### 2.1.2 Transferring Control

Prior to transferring control an executing entity MUST measure the entity to which it will transfer control.

### 2.2 PCR Usage

*Start of informative comment.*

This section defines the PCR assignments used for boot time integrity measures and the responsibilities for collecting the metrics. The first eight PCRs are defined for use within the Pre-Boot environment. (PCR[0] being exception code which is partially Pre-Boot.) Throughout the BIOS boot process a log of all executable code is created and extended the PCRs as described below.

Each time a PCR is extended, a log entry is made in the TCPA Event Log. This allows a Challenge to see how the first PCR digests were built.

*End of informative comment..*

Summary of the defined PCR usage:

PCR Index	PCR Usage
0	CRTM, BIOS and Platform Extensions
1	Platform Configuration.
2	Option ROM Code.
3	Option ROM Configuration and Data.
4	IPL Code (usually the MBR)
5	IPL Code Configuration and Data (for use by the IPL code)
6	<u>State Transition and Wake Events</u>
7	<u>Reserved for future usage. Do not use.</u>

#### 2.2.1 PCR[0] – CRTM, POST BIOS and Embedded Option ROMs

*Start of informative comment:*

The CRTM may measure itself to PCR[0] and must measure to PCR[0] any portion of the POST BIOS, including Manufacturer Controlled Embedded Option ROMs, firmware, etc. that are provided as part of the Motherboard. Only executable code is logged. Configuration data such as ESCD should not be measured as part of this PCR.

All these components and any updates to them are under the control of the manufacturer or its agent.

*End of informative comment.*

Entities that MUST be Measured:

- The CRTM's version identifier.
- All firmware physically bound to the motherboard
  - Manufacturer Controlled Embedded Option ROMs  
These are Embedded Option ROMs whose release and update is controlled by the Manufacturer.
  - Embedded SMM code and the code that sets it up.
- ACPI flash data prior to any modifications.
- BIS code (excluding the BIS certificate).

**Entities that MAY be Measured:**

- Any other code or information that is relevant to the CRTM, POST BIOS or Platform Extensions.

**Method for Measurement for a Compound BIOS:**

The CRTM performs these measurements as follows:

1. Log the CRTM's version identifier.
2. Measure the code to which the CRTM is transferring control.  
The POST BIOS may need to reconstruct events that could not be recorded due to the unavailability of memory. If it does so it places this information into the Event Log and MUST NOT extend PCR[0] with this reconstructed information.
3. The remaining measurements MAY be performed in any order.

**Method for Measurement for an Integrated BIOS:**

The CRTM performs these measurements as follows:

1. Log the CRTM's version identifier.
2. The CRTM measures the remainder of the All BIOS firmware.

## 2.2.2 PCR[1] - Motherboard Configuration

*State of information comment:*  
When a system is configured with the motherboard, the BIOS, the OS, the OS loader and the OS are configured as a system (PCR[1]).  
The BIOS Certificate contains information that is not sensitive to the OS and the OS loader.  
The BIOS Certificate's data is measured and stored in the BIOS Certificate.  
*State of information comment:*

These measurements occur only while in the Pre-Boot state.

**Entities that MUST be Measured:**

The following entities MUST always be measured. These MUST NOT be disabled:

- If the BIOS loads a CPU microcode update, it is measured.

- Platform Configuration including the state of any disable flags affecting the measurement of entities into this PCR.

#### Entities that MAY be Measured:

The following entities MUST be measured if measurement of the following entities is enabled by the system. These MAY be Disabled:

- BIS certificate.
- POST BIOS-Based ROM strings.

#### Entities that MAY be Measured

While the code to implement the above entities is mandatory, the code to implement measurement of these entities is optional. It is not required to measure the components of the following that contain privacy information but if implemented, the rest of the information MUST be.

- ESCD, CMOS and other NVRAM data
- SMBIOS structures
- Passwords

#### Entities that MUST NOT be Measured

- Values and registers that are automatically updated (e.g., clocks).
- System unique information such as asset, serial numbers, etc....

#### Method for Measurement:

The BIOS performs these measurements as follows:

1. The entities specified in this PCR MAY be measured in any order deemed appropriate by the implementer. Where possible these measurements SHOULD occur prior to measuring Option ROMs.

### 2.2.3 PCR[2] - Option ROM Code

#### *Start of informative comment*

Option ROMs contained on non-Platform adapters are measured by the BIOS to PCR[2]. There may be two portions of Option ROMs: Visible and Hidden. Each is measured and logged to PCR[2].

#### *Visible Portion*

The portion of the Option ROM that is visible to the BIOS MUST be measured by the BIOS.

#### *Hidden Option ROM Code*

Some Option ROMs may use paging or other techniques to load and execute code that was not visible to the BIOS when measuring the visible portion of the Option ROM. It is the responsibility of the Option ROM to measure this code prior to executing any portion of that hidden Option ROM code.

#### *End of informative comment*

Any application that modifies the Option ROM code MUST measure the new code into PCR[2] or cause a Platform Reset.



**Entities to be Measured:**

- The portion of the Option ROM that is visible to the BIOS.
- The portion of the Option ROM that is not visible to the BIOS is measured by the Option ROM.
- Non-Manufacturer Controlled Embedded Option ROMs

These are Embedded Option ROMs that are physically contained on the Motherboard (as opposed to an add-in card) but the release and control of any update is not controlled by the (Motherboard) Manufacturer.

**Method for Measurement:**

The BIOS performs these measurements as follows:

1. Log the event OptionROMExecute for each option ROM.
2. The entities specified in this PCR MAY be measured in any order deemed appropriate by the implementer.
3. Repeat until all Option ROMs are measured and executed.

Option ROMs perform these measurements as follows when they execute:

1. Measure the event "Un-hiding Option ROM Code" when un-hiding Option ROM code.
2. Measure the "hidden" Option ROM Code.

**2.2.4 PCR[3] – Option ROM Configuration and Data**

*Start of Interruptible Command*  
 As Option ROMs execute they may have configuration and data that is not visible to the BIOS. This data is measured by the Option ROMs prior to their execution.  
*End of Interruptible Command*

Any application that modifies the Option ROM configuration MUST measure the new configuration into PCR[3] or cause a Platform Reset.

**Entities to be Measured:**

- Configuration data specific to Option ROM or the adapter that hosts the Option ROM.
- Other data, including comments, specific to Option ROM or the adapter that hosts the Option ROM.

**Method for Measurement:**

The Option ROM or Application performs these measurements as follows:

1. Measures the event OptionROMConfig.
2. Measure any of the above in any order while executing.

**2.2.5 PCR[4] - IPL Code**

*Start of Interruptible Command*  
 If IPL code returns control back to the BIOS, each subsequent IPL must be separately measured.  
*End of Interruptible Command*

***End of Informative comment.*****Entities to be Measured:**

- Each IPL that is attempted and executed.
- Additional code that is loaded by the IPL.

**Entities to Exclude:**

- Portions of IPL pertaining to the specific configuration of the platform. (e.g., disk geometry in the MBR).

**Method for Measurement:**

See section 6.2.3 Logging of Boot Events for further detail.

The BIOS performs these steps as follows:

1. Measure EV\_ACTION with the relevant event.
2. Measure the IPL Code.
3. If control returns to the BIOS, measure that event.
4. Go to Step 1.

A complete description of the method for measuring is found in Section 6 IPL Code, Power States, and Transitions

**2.2.6 PCR[5] – IPL Configuration and Data*****Start of Informative comment.***

The IPL Code may have configuration or other data that is relevant to the trusted operation of the Platform. An example of this is IPL code that allows the selection of alternate boot partitions. In this example, the partition selection information would be logged to this PCR by the IPL code.

Information measured into this PCR by the BIOS is static information embedded within the IPL code such as the disk geometry within the MBR.

***End of Informative comment.*****Entities to be Measured:**

- All relevant IPL configuration data.
- Static data contained within the IPL Code (e.g., disk geometry)

**Method for Measurement:**

The IPL code measures all relevant IPL configuration data per its defined events.

The BIOS measures the static data as events defined in Section 7.2.2 Platform Specific Event Log

**2.2.7 PCR[6] – State Transition*****Start of Informative comment.***

Events recorded to this PCR are events related to State Transitions and Wake Events.

**End of Confidential Content**

**Entities to be Measured:**

- Wake Events
- All relevant State Transitions.

**Method for Measurement:**

Wake events are measured by the Pre-Boot components as defined in Section 7.2.2 Platform Specific Event Log

State Transitions are measured by the Post-Boot components as defined in Section 7.2.2 Platform Specific Event Log

**2.2.8 PCR[7] – Reserved**

**End of Confidential Content**


### 3. Platform Setup and Configuration

#### 3.1 Pre-Boot ROM-based Setup

Upon completion, this setup utility MUST perform a Platform Reset. This includes setup utilities provided by both the motherboard-based BIOS and Option ROMs.

Entry into this state is measured as event "Entering ROM Based Setup".

#### 3.2 Post-Boot ROM-based Setup



Start of information comment:  
This is ROM-based setup executed in keyboard interface during post-boot setup.  
End of information comment

The setup utility MUST NOT allow changes to platform configuration unless the Post-boot environment can measure the event or the setup utility provides a mechanism to notify the Post-Boot OS that a change occurred.

#### 3.3 Reference Partition

This is treated as IPL code. The setup utility within the reference partition MUST measure events that affect platform configuration.

#### 3.4 OS Based Setup Utility

The setup utility MUST measure events that affect platform configuration.

## 4. Maintenance

*Start of informative comment:*  
 Implementation of Maintenance is optional. If it is implemented it MUST be implemented as defined in this section.  
*End of informative comment.*

Implementation of Maintenance is optional. If it is implemented it MUST be implemented as defined in this section.

### 4.1 BIOS Recovery Mode

*Start of informative comment:*  
 BIOS Recovery Mode is a state where the BIOS can be updated without the need for a full system reset. This mode is entered by the user pressing a specific key combination during the boot process. The BIOS Recovery Code is responsible for updating the BIOS and returning the system to a normal boot state.  
*End of informative comment.*

*Start of informative comment:*  
 The BIOS Recovery Code is responsible for updating the BIOS and returning the system to a normal boot state. This code is executed by the BIOS and is responsible for the entire recovery process.  
*End of informative comment.*

*End of informative comment.*

It MUST NOT be possible for a BIOS Recovery Mode to allow impersonation of another valid boot state. This applies to the values in the pre-Boot PCRs. Upon completion, the BIOS Recovery Code MUST cause a Platform Reset.

### 4.2 Flash Maintenance

*Start of informative comment:*  
 There are two scenarios for Manufacturer Approved Environment (MAE). In the first, the MAE is entered by the user pressing a specific key combination during the boot process. In the second, the MAE is entered by the user pressing a specific key combination during the boot process.  
*End of informative comment.*

#### 4.2.1 Manufacturer Approved Environment (MAE)

*Start of informative comment:*  
 This is using a utility that is approved by the Manufacturer of the Platform.  
*End of informative comment.*

The CRTM MAY be updated while in MAE.

#### 4.2.2 Non-Manufacturer Approved Environment (NMAE)

*Start of information comment*

This is using a word that is not approved by the Manufacturer of the Platform

*End of information comment*

The CRTM MAY NOT be updated while in NMAE.

## 5. TCPA Credentials

All TCPA Credentials MUST be represented as Certificates as defined in Section "9.5 Instantiation of Credentials as Certificates" in the Main TCPA Specification.

### 5.1 Platform Certificate

Distribution is manufacturer controlled.

### 5.2 Platform Conformance Certificate

Distribution is manufacturer controlled.

### 5.3 Method of Verification

Verification of the entity against the hash value within the Validation Certificate is not required. If performed, the hash within the Validation Certificate must include the entire Validation Certificate Header excluding the Validation Certificate itself.

### 5.4 Validation Certificate Header

If present, the Validation Certificate will be contained within the Option ROM header as specified below according to the "Plug and Play BIOS Specification".

Offset	Size	Value	Description
0h	DWORD	TCPA (ASCII)	Signature
04h	BYTE	01h	Structure Revision
05h	BYTE	Varies	Length (in 16 byte increments)
06h	WORD	Varies	Offset of next Header (0000 if none)
	BYTE	Varies	Number of segments. Value of 0 indicates entire visible portion of Option ROM excluding the Validation Certificate
	WORD	Varies	Offset to 1 <sup>st</sup> segment included in Validation Certificate hash
	WORD	Varies	Length-1 of 1 <sup>st</sup> segment included in Validation Certificate hash
	...	...	<i>Repeat for number of segments.</i>
	...	...	
??h	BYTE	0FFh	Reserved
??h	BYTE	Varies	Checksum of this entire header as specified in the Plug and Play BIOS Specification
??h	Varies	Varies	Validation Certificate

## 6. IPL Code, Power States, and Transitions

## 6.1 Architecture and Definitions

ଶ୍ରୀମତୀ ଶ୍ରୀ ପ୍ରମିଳାକାନ୍ତାବତୀ ଚନ୍ଦ୍ରାବତୀ

[illegible][illegible]

Another form of cooperation during this phase is a RCPA cooperation system to the passing of the road on trucks. The RCPA will pass the name of truck to the WTR and as up to the WTR, he passes the name of truck and pass it to the OCS.

**End of Informative comment.**

## 6.2 Procedure for Transitioning the TPM from Pre-Boot to Post-Boot

Start of informative comment:

In order to transition from the Pre-Boot state to the Post-Boot state in a TCPPA protected environment, a number of steps need to be performed. This section of the specification will outline and describe these steps.

**End of informative comment**

### 6.2.1 Extending PCR[4] – The IPL Code

### State of Indiana: 1900

Just before handing control over to the operating system, the BIOS needs to perform several actions in order to assure that trust in the platform has been maintained. One of the important events that need to occur is the extending of PCR[14]. This is done utilizing the BIOS function INT 1Ah where AH = 0Bh and AL = 01h (HashLogExtendEvent) to hash the first 512 bytes of the boot device.

**End of informative comment.**

### 6.2.2 Extending PCR[5] – IPL Configuration and Data

**Start of informative comment**

PCR5 is reserved for any configuration data that various transition code may need. For example, if a BIOS is transitioning to a MBR on a hard drive, then there may be no configuration needed. However, this PCR is to be utilized and extended by any boot loader for variable data.

**End of informative comment.**



### 6.2.3 Logging of Boot Events

1. The first step in the process of identifying a problem is to define the problem. This involves identifying the symptoms of the problem and determining the scope of the problem.

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the problem.

\_\_\_\_\_

10-10-68

100-443887-100

Prior to calling `Int19h`, the event `EV_SEPARATOR` SHALL be measured to the pre-boot PCRs (PCR[0-7]). This SHALL be followed by measuring the event "Calling INT 19h" to PCR[4]. If a boot device returns, an event indicating the nature of the return SHALL be measured to PCR[4]. Subsequent attempts to boot SHALL measure the boot device to PCR[4] and the event `EV_SEPARATOR` to the pre-boot PCRs (PCR[0-7]).

#### 6.2.4 Passing Control of the TPM from Pre-Boot to Post-Boot

[illegible][illegible]

End of document signed:

### 6.2.5 Various Boot Devices and Special Treatment they may receive

State of Minnesota (continued)

These are devices such as floppy drives, hard drives, CD-ROM drives, etc. This I/O code is base  
driving will be measured in I/Os just before jumping to this code.

c Legacy IFL Devices

Option ROMs will have already been measured. INIT 1st and INIT 2nd events will be measured as events per Section 7.2.2.4.5. ACTION: It is the Option ROM's responsibility to measure any additional code loaded.

#### c. BIOS Setup

##### 1. Boot Configuration (Boot) Screen

The BIOS Setup screen is the first screen that the user sees when the system is powered on. It is used to configure the system's boot settings. The BIOS Setup screen is divided into several sections, including: Boot, Advanced, Security, and Main. The Boot section is used to configure the system's boot order and boot device. The Advanced section is used to configure the system's advanced settings, such as the CPU and memory. The Security section is used to configure the system's security settings, such as the password and the BIOS lock. The Main section is used to configure the system's main settings, such as the date and time.

##### 2. Recovery Partition (Recovery)

The Recovery Partition is a partition on the hard drive that is used to store the system's recovery files. It is used to restore the system to its original state in the event of a failure. The Recovery Partition is created by the BIOS during the system's initialization process. It contains the system's BIOS, the system's operating system, and the system's recovery files.

#### d. System Partition

The System Partition is a partition on the hard drive that is used to store the system's operating system and its files. It is the primary partition of the system and is used to store the system's BIOS, the system's operating system, and the system's files. The System Partition is created by the BIOS during the system's initialization process. It contains the system's BIOS, the system's operating system, and the system's files.

The partition that is located in the PARTITION Partition must also have the initial IPL image code measured into ROM prior to turning control over to this code.

#### e. Boot Menu

When the BIOS boots to a CD-ROM device that supports the Boot Menu specification, it first loads the Booting Catalog. If there is more than one boot image on the CD, the user is then prompted to select the boot image. Using this selection and the Booting Catalog, the BIOS loads the first 512 bytes of the CD-ROM that contains the image into memory and turns control over to this code. Prior to jumping to this code, the BIOS MUST measure the initial IPL image of the boot image code into ROM[4]. The BIOS code will also measure the entire contents of the boot catalog into ROM[5]. The measurement of the boot catalog will be done prior to the measurement of the initial IPL image.

#### f. Legacy Reboot

Software can store a jump vector in the BIOS, set a bit in CMOS, then Platform Reboot the system so that the jump vector will be executed as a boot device. Since this code has already been measured no further measurement is required.

*End of Informative Comment.*


## 6.3 Power States, Transitions, and TPM Initialization

### *Start of Informative comment:*

Suspend is designed to reduce overall power consumption under software control. For instance, Windows 2000 or Linux support a power management standard called ACPI (Advanced Configuration and Power Interface Specification). This standard defines a set of power states that can change the behavior of a device during sleeping states.

*End of Informative comment.*

### 6.3.1 Definitions and Conditions during Power States



#### 6.3.1.1 S1: Stand-by - Low wakeup latency sleeping state

**TPM State:** Fully working, because the TPM is still under power during S1 sleep state.

**Entering S1:** Nothing to do.

**During S1:** Nothing to do.

**Exiting S1:** Nothing to do.

#### 6.3.1.2 S2: Stand-by with CPU context lost

**TPM State:** Fully working, because the TPM is still under power during S2 sleep state.

**Entering S2:** Nothing to do.

**During S2:** Nothing to do.

**Exiting S2:** Nothing to do.

#### 6.3.1.3 S3: Suspend To Ram

**TPM State:** S3 is the most complex mode to handle, because PCR values are to be preserved by the platform during this mode. The mechanism to preserve the values cannot be accessible outside the TPM. During S3 the TPM must prohibit all TPM functions.

**Entering S3:** The post-boot driver MAY issue the TPM\_SaveState.

**During S3:** May have power. This is hardware design dependent. If the TPM has the ability to preserve the contents of the PCRs without power, no power is needed to the TPM. However, if the TPM cannot maintain the contents of the PCRs without power, the Motherboard MUST provide sufficient power to the TPM to maintain the PCRs.

**Exiting S3:** The command to restore the PCRs is issued by the CRTM.

#### 6.3.1.4 S4 OS: Suspend To Disk

**TPM State:** All power, including auxiliary, is removed.

**Entering S4:** Nothing to do.

**During S4:** The TPM is off – Nothing to do.

**Exiting S4:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity. The OS, therefore, cannot attest to its original power-on state.

#### 6.3.1.5 S4 BIOS: Suspend To Disk

**TPM State:** All power, including auxiliary, is removed.

**Entering S4:** Nothing to do.

**During S4:** The TPM is off – Nothing to do.

**Exiting S4:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity. The PCR contents may be different from S4 from OS.

### 6.3.1.6 S5: Off State

**TPM State:** All power, including auxiliary, is removed.

**Entering S5:** Nothing to do.

**During S5:** The TPM is off – Nothing to do.

**Exiting S5:** The PCRs will be lost, including the PCRs used by the OS, therefore the OS must establish new integrity.

## 6.3.2 Power State Transitions

*Start of informative comment:*

Each section below describes the operation and actions of power state transitions.

*End of informative comment.*

In the following pseudo code is a suggested set of implementation that generalized the control flow of the motherboard during the pre-Boot state. Not all conditions and error states are included. This is intended only as a guide.

### 6.3.2.1 S5 → S0

*Start of informative comment:*

This is the transition from a power off state to a power on state. Platform Reset is asserted. The full BIOS initialization sequence is executed.

*End of informative comment.*

Starting from a power off state.

```

MAInitTPM (stType = TCPA_ST_CLEAR)
if (MAInitTPM returned OK)
{
    MAHashAllExtendTPM(CRTM version, PCR[0])
}
else // MAMInitTPM returned Error
MAInitError:
{
    if (PMInitCRTM() indicated TPM failure)
    {
        // Keep communication path open.
        GoTo POST_BIOS // Transfer control to POST BIOS.
    }
    else // Assume communication path failed
    {
        if (Disable TPM Interface is provided)
        {
            Disable Interface to TPM
        }
        else
        {

```

```

        Disable the platform
    }
}
if (Normal boot)
{
    MAHashAllExtendTPM(Initial POST BIOS, PCR[0])
    GoTo POST_BIOS    // Transfer control to POST_BIOS
}
// Note: the following else clause is optional depending if either the
// BIOS Recovery Mode or a Utility requiring physical presence
// indication from the boot state is part of the motherboard's design.
else if (executing BIOS Recovery Mode)
{
    MAHashAllExtendTPM(BIOS Recovery Code, PCR[0])
    GoTo BIOS_Recovery_Code
}
else if (indication of physical presence given to BIOS)
{
    if (Platform requires physical presence during
        "boot state")
    {
        MAHashAllExtendTPM(Utility, PCR[0])
        MAPhysicalPresenceTPM( TCPA_PC_PHYSICAL_PRESENCE_MASK_SW |
                                TCPA_PC_PHYSICAL_PRESENCE_PRESENT)
        GoTo Physical_Presence_Utility
    }
}

POST_BIOS:
    TCPA_StatusCheck()
    Optionally TCPA_PassThroughToTPM(TPM_DisableOwnerClear)
    Optionally TCPA_PassThroughToTPM(TPM_DisableForceClear)

    If (Embedded Option ROMs)
        TPMHashAllExtendCRTM(Embedded Option ROMs, PCR[0])

    TCPA_HashLogExtendEvent(Platform Configuration, PCR[1])

    While (Unexecuted Option ROM present)
    {
        TCPA_HashLogExtendEvent(Visible Portion of Option ROM, PCR[2])
        Transfer control to Option ROM.
    }

INT_18:
    Choose next IPL Code
    TPMHashAllExtendCRTM(PCR[4], Chosen IPL Code)
    TPMHashAllExtendCRTM(PCR[0-7], EV_Separator)
    TPMHashAllExtendCRTM(PCR[4], "Calling INT 19h")
    INT 19h // To Execute IPL Code

IPL:
    TCPA_HashLogExtendEvent(IPL Configuration Data, PCR[5])
    Transfer Control to OS Loader
    if (OS loader fails to load OS)
        GoTo INT_18

```

**BIOS\_Recovery\_Code:**

Transfer control of platform to BIOS Recovery Code  
When complete perform Platform Reset

**Physical\_Presence\_Utility:**

Transfer control of platform to Utility Requiring Physical Presence  
When complete perform Platform Reset

END

**6.3.2.2 S1 → S0***Start of informative comment:*

Resume from an S1 suspend state. Platform Reset has never been asserted as the TPM/CRTM function cannot be called. CRTM executes code to perform resume without re-measuring Pre-Boot components. CRTM passes control directly to the OS. If there are any changes to the Platform's components or configuration, measuring these changes is the responsibility of the OS.

*End of informative comment:*

No Action

**6.3.2.3 S2 → S0***Start of informative comment:*

Resume from an S2 suspend state. Platform Reset has never been asserted as the TPM/CRTM function cannot be called. CRTM executes code to perform resume without re-measuring Pre-Boot components. CRTM passes control directly to the OS. If there are any changes to the Platform's components or configuration, measuring these changes is the responsibility of the OS.

*End of informative comment:*

No Action

**6.3.2.4 S3 → S0***Start of informative comment:*

Resume from an S3 suspend state. Platform Reset is asserted. CRTM executes code to perform resume without re-measuring Pre-Boot components. CRTM passes control directly to the OS. If there are any changes to the Platform's components or configuration, measuring these changes is the responsibility of the OS.

The OS must ensure prior to entering S3 that the TPM is preserved the required values.

There must be a countermeasure in the event POST is modified by malicious code and the platform resumes from S3 executing that code. After modifying BIOS, the OS is required to transition the platform to S5 before allowing a transition to S3. This is to allow the new BIOS to be measured. The CRTM is responsible for enforcing this behavior.

*End of informative comment:*

CRTM MUST be able to determine if there has been an update to any portion of the BIOS since the previous transition from S5. If the CRTM detects a modification to BIOS since the last transition from S5, the CRTM MUST either:

- Force the platform to transition to S5, or
- Make the contents of PCR[0] invalid.

```

MAINitTPM (stType = TCPA_ST_STATE)
If MAINitTPM returned OK
{
    If BIOS modified since last S5
    {
        Force transition to S5.
        or
        Invalidate PCR[0].
    }
    Transfer control to the OS.
}
else
{
    Force transition to S5.
    GoTo MAINitError in 6.3.2.1 S5 → S0
}

```

#### 6.3.2.5 S4 → S0

##### General Information Summary

This is the state transition from S4 to S0. The state transition is performed by the BIOS. The BIOS will load the saved memory image and transfer control to the OS. The state transition is performed by the BIOS. The BIOS will load the saved memory image and transfer control to the OS. The state transition is performed by the BIOS. The BIOS will load the saved memory image and transfer control to the OS.

##### END OF INFORMATION SUMMARY

Same as S5→S0 except IPL loads the saved memory image.

## 7. Event Logging


### 7.1 ACPI Table Usage

*Start of Informative Appendix:*

A system's firmware uses an ACPI table to identify the system's TPCA capabilities to the Host-End environment. The information in this table is not guaranteed to be valid and consistent during the transition from pre-host state to host, and back.

The firmware must use memory reserved for the host's TPCA log, and reserve the memory to the Host's memory for the TPCA log. This is done by using the TPCA log to contain the EXTEND operations performed on the host's system transition from S3 to S4 + the log event or wake-up state. The firmware would not be able to access the system's TPCA log, and the system would not be able to access the TPCA log since the memory would have been reserved for other use by the operating system or the host's BIOS.

*End of Informative Appendix:*



■ Figure 7-1 ACPI Structure



Field	Byte Length	Byte Offset	Description
Header			
Signature	4	0	'TCPA'. Signature for the TCPA Table.
Length	4	4	Length, in bytes, of the entire TCPA Table. The length implies the number of Entry fields at the end of the table.
Revision	1	8	1
Checksum	1	9	Entire table must sum to zero.
OEMID	6	10	For instance: "HPINVT"
OEM Table ID	8	16	For the TCPA Table, the table ID is the manufacture model ID.
OEM Revision	4	24	OEM revision of TCPA table for supplied OEM Table ID.
Creator ID	4	28	Vendor ID of utility that created the table.
Creator Revision	4	32	Revision of utility that created the table.
Reserved	2	36	Reserved for future assignment by this specification, set to 0000h.
Log Area Maximum Length (LAML)	4	38	Identifies the maximum length (in bytes) of the system's pre-boot TCPA event log area. <b>Note:</b> For TCPA 1.1, this maximum log size is 64KB.
Log Area Start Address (LASA)	8	42	Contains the 64-bit physical address of the start of the system's pre-boot TCPA event log area, in QWORD format. <b>Note:</b> The log area ranges from address LASA to LASA+(LAML-1).

## 7.2 Measurement Event Log

Start of informative comment.

TCPA\_Hash\_00F0000000000000

Events are logged using the TCPA\_PCR\_EVENT structure as defined in the Main Specification. These structures are stored as an unstructured array within the ACPI data area as defined in Section 7.1 ACPI Table Usage. None of the pre-boot entities, including ACPI, are required to interpret this data. The storage of this data using ACPI is a convenience because there are defined mechanisms already in place to allow the transfer of this information to the Post-Boot State. Once the Post-Boot State controls the platform, the Post-Boot OS is expected to read this data and transfer it to its own event log.

End of informative comment.

The instantiation of the event log is an array of TCPA\_PCR\_EVENT structures as defined below.

### 7.2.1 Platform Independent Event Log Structure

Platform independent events SHALL be done using the events identified in the TCPA Main Specification. Examples of these are Validation Certificates. These are logged using the EV\_CODE\_CERT event type.

### 7.2.2 Platform Specific Event Log

For the events described in this section the EventType SHALL be EV\_PLATFORM\_SPECIFIC and the event field within the TCPA\_PCR\_EVENT structure SHALL be the PlatformSpecificEventLogStruct as defined in Section 7.2.2.1 Platform Specific Event Log Structure.

#### 7.2.2.1 Platform Specific Event Log Structure

The Events shall be the following structure.

```
PlatformSpecificEventLogStruct    STRUCT
    EventID          DD ? / Tag as defined in
                        Section 7.2.2.2 Platform Specific Event Tags
    EventDataSize DD ? / Size of EventData
    EventData        DB ? / EventData
PlatformSpecificEventLogStruct    ENDS
```

#### 7.2.2.2 Platform Specific Event Tags

The EventID and EventDataSize elements are represented in big endian format.

##### 7.2.2.2.1 SMBIOS structure

Each event MAY consist of one or more complete SMBIOS records. This event may appear multiple times in the event log. The SMBIOS structure SHALL be logged using the following:

EventID = 0001h

EventData[] = One or more raw complete SMBIOS records.

##### 7.2.2.2.2 BIS Certificate

The BIS Certificate SHALL be logged using the following:

EventID = 0002h

EventData[] = Raw BIS Certificate

##### 7.2.2.2.3 POST BIOS ROM Strings

The BIOS ROM Strings SHALL be logged using the following:

EventID = 0003h

EventData[] = Hash of POST BIOS ROM Strings

##### 7.2.2.2.4 ESCD

The ESCD SHALL be logged using the following:

EventID = 0004h

EventData[] = Hash of ESCD Data

#### **7.2.2.2.5 CMOS**

The CMOS SHALL be logged using the following:

EventID = 0005h

EventData[] = Raw CMOS Data

#### **7.2.2.2.6 NVRAM**

The NVRAM SHALL be logged using the following:

EventID = 0006h

EventData[] = Raw NVRAM contents

#### **7.2.2.2.7 Option ROM Execute**

The BIOS logs the execution of each Option ROM into PCR[2] using the following:

EventID = 0007h

EventData[] = OptionROMExecuteStructure(including the PFA)

#### **7.2.2.2.8 Option ROM Configuration**

Option ROMs log events into PCR[3] using the following:

EventID = 0008h

Event[] = OptionROMConfigStructure( include PFA)

#### **7.2.2.2.9 Option ROM Microcode Update**

Option ROMs log events into PCR[2] using the following:

EventID = 000Ah

Event[] = Hash of Microcode that will be loaded.

### 7.2.3 EV\_ACTION Event Types

The following actions strings are defined. The strings below are enclosed in quotes for clarity; the actual log entries SHALL not include the quote characters. They SHALL be logged using the following:

EventType = EV\_ACTION

Event[] = ASCII string of the following:

String	Purpose and Comments	PCR
"Calling INT 19h"	BIOS is calling INT 19h. If no additional strings posted in log that means that the software which 'hooked' the INT 19 vector did not return control to the BIOS.	4
"Returned INT 19h"	BIOS Received control back from prior INT19h invocation.  If the called code is not TCPA-aware it may have loaded additional unmeasured code. However there is a log entry showing entry to (and measurement of) untrusted code.	4
"Return via INT 18h"	BIOS Received control back via INT 18h  If the called code is not TCPA-aware it may have loaded additional unmeasured code. However there is a log entry showing entry to (and measurement of) untrusted code.	4
"Bootting BCV Device s"	BIOS is IPL/Bootting a BCV Device.  The value 's' is a ASCII string that unambiguous describes the boot device. This SHOULD include an indication of logical or physical device location and any ID string returned by the device.	4
"Bootting BEV Device s"	BIOS is IPL/Bootting a BEV Device.  The value 's' is an ASCII string supplied by the BEV device.	4
"Entering ROM Based Setup"	BIOS is entering ROM based Setup during pre-boot environment.	0
"Bootting to Parties N"	BIOS is IPL/Bootting from a Parties Partition #N.  The value n is the actual numeric value of the partition number represented as a printable ASCII hex value. (e.g. partition zero would get the string value "0"). Where N is the index into the BEER table.	4
"User Password Entered"	User has entered the correct user password.	4
"Administrator Password Entered"	User has entered the correct administrator password.	4
"Password Failure"	The typed password did not match the stored password after a specified number of retries.	4


"Wake Event n"	Cause of the power to be applied to the platform where n is the WfM wake source (e.g. wake source zero would get the string value "0").	1
"Boot Sequence User Intervention"	User altered the boot sequence	
"Chassis Intrusion"	The case was opened.	1
"Non Fatal Error"	A non-fatal POST error (e.g. keyboard failure) was encountered. This is any error that allows the system to continue the boot process	1
"Start Option ROM Scan"	BIOS has started the Option ROM scan.	2
"Unhiding Option ROM Code"	Unhiding Option ROM Code	2
"<OpRom Specific non-IPL String>"	An Option ROM vendor specific string for non-Boot/IPL events.	3
"<OpRom Specific IPL String>"	An Option ROM vendor specific string for Boot/IPL events.	5

## 8. Implementation

*Start of informative comment:*


The TCPA interfaces in the Pre-Boot environment are: TCPA Application Interface, TCPA Pre-Boot Driver Interface, and a set of ACPI software definitions containing the Event Log. A diagram of these interfaces and their relationship is in Figure 8-1. Pre-Boot Interfaces below.

*End of informative comment:*



■ Figure 8-1 Pre-Boot Interfaces

## 8.1 Application Level Interface



Entering this interface the CPU MUST be in either real-mode or big-real-mode, and the gate A20 state is undefined. Upon exit the interface and gate A20 state MUST return in the same mode.

This interface only supports up to 4GB of physical address space.

### 8.1.1 General Calling Convention

Each function below will have the following general calling convention:

On entry:

- (AH) = BBh
- (AL) = Function selector, see below
- (ES) = Segment portion of the pointer to the input parameter block
- (DI) = Offset portion of the pointer to the input parameter block
- (DS) = Segment portion of the pointer to the output parameter block
- (SI) = Offset portion of the pointer to the output parameter block
- (EBX) = 'TCPA' (41504354h)
- (ECX) = 0
- (EDX) = 0

On return:

- (EAX) = Return code. If (AH) = 86h the function is not supported by the system.
- (DS:SI) = Modified based on specific function called

All other register contents including upper words of 32-bit registers are preserved. Note that this cannot be guaranteed if (AH) = 86h because the call could be made on a pre-TCPA BIOS.

### 8.1.2 Return Codes

The following are the defined error codes that pre-Boot functions MAY return:

Return Code	Value	Description
TCPA_PC_OK	0000h	The function returned successful.
TCPA_PC_TPMERROR	TCPA_PC_OK + 01h   (TPM driver error <= 16)	The TPM driver returned an error. The upper 16 bits contain the actual error code returned by the driver as defined in Section 8.2.3.6 Error and Return Codes.
TCPA_PC_LOGOVERFLOW	TCPA_PC_OK + 02h	There is insufficient memory to create the log entry.
TCPA_PC_UNSUPPORTED	TCPA_PC_OK + 03h	The requested function is not supported.



### 8.1.3 TCPA\_StatusCh ck

INT 1Ah (AH)=BBh, (AL)=00h

This function call verifies the presence of the TCPA BIOS interface and provides the caller with the version of TCPA BIOS Specification to which the implementation complies. If required, MPInitTPM MAY be called to initialize the MP Driver during the first invocation of this function..

On entry:

(AH) = BBh

(AL) = 00h

On return:

(EAX) = Return code. Set to 00000000h if the system supports the TCPA BIOS calls.

(EBX) = 'TCPA' (41504354h)

(CH) = TCPA BIOS Major Version (01h for version 1.0)

(CL) = TCPA BIOS Minor Version (00h for version 1.0)

(EDX) = BIOS TCPA Feature Flags

(ESI) = Pointer to the Event Log

**Note:** The caller must assume that no registers are preserved by the call, since the call might be made in an unsupported system environment.

### 8.1.4 TCPA\_HashLogExtendEvent

INT 1Ah, (AH)=BBh, (AL)=01h

This function performs the functions of the: TSS\_HashAll, TPM\_Extend, and TSS\_LogEvent operation for the data region specified by the caller. The caller should verify the availability of this function by issuing a previous call to the Presence Check function, that way the caller can be assured that calls to this function preserve the register contents (including the upper 16 bits of 32-bit registers).

On entry:

(AH) = BBh  
 (AL) = 01h  
 (ES) = Segment portion of the pointer to the HashLogExtendEvent input parameter block  
 (DI) = Offset portion of the pointer to the HashLogExtendEvent input parameter block  
 (DS) = Segment portion of the pointer to the HashLogExtendEvent output parameter block  
 (SI) = Offset portion of the pointer to the HashLogExtendEvent output parameter block  
 (EBX) = 'TCPA' (41504354h)  
 (ECX) = 0  
 (EDX) = 0

On return:

(EAX) = TCPA\_STATUS  
 (DS:SI) = Referenced buffer updated to provide return results.  
 All other registers are preserved.

#### 8.1.4.1 HashLogExtendEvent Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 0018h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be hashed, extended, and logged.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	PCRIndex	The PCR number to which the hashed result is to be extended.
14h	DWORD	LogDataPtr	The 32-bit physical address of the start of the data buffer containing the TCPA_PCR_EVENT data structure.
18h	DWORD	LogDataLen	The length, in bytes, of the TCPA_PCR_EVENT data structure.

Offset	Size	Field Name	Description
			structure.

#### 8.1.4.2 HashLogExtendEvent Output Parameter Block

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0018h.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	EventNumber	The event number of the event just logged.
08h	20 BYTES	HashValue	The TCPA_HASH result of the HashAll function.

### 8.1.5 TCPA\_PassThroughToTPM

INT 1Ah, (AH)=BBh, (AL)=02h

This function provides a pass-through capability from the caller to the system's TPM. Refer to the TPM implementation appendix of the Main TCPA Specification for input/output parameter block formats. The caller should verify the availability of this function by issuing a previous call to the Presence Check function, that way the caller can be assured that calls to this function preserve the register contents (including the upper 16 bits of 32-bit registers).

The TPM in and out Operands are defined in the Main Specification.

On entry:

(AH) = BBh  
 (AL) = 02h  
 (ES) = Segment portion of the pointer to the TPM input parameter block  
 (DI) = Offset portion of the pointer to the TPM input parameter block  
 (DS) = Segment portion of the pointer to the TPM output parameter block  
 (SI) = Offset portion of the pointer to the TPM output parameter block  
 (EBX) = 'TCPA' (41504354h)  
 (ECX) = 0  
 (EDX) = 0

On return:

(EAX) = TCPA\_STATUS  
 (DS:SI) = Referenced buffer updated to provide return results.  
 All other registers are preserved.

#### 8.1.5.1 TPM Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 008h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	WORD	OPBLength	Size of TPM Output Parameter Block allocated
06h	WORD	Reserved	
08h	BYTE	TPMOperandIn	The TPM Operand Parameter Block to send to the TPM

**8.1.5.2 TPM Output Parameter Block**

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0004h.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	BYTE	TPMOperandOut	The TPM Operand Parameter Block received from the TPM

### 8.1.6 TCPA\_ShutdownPreBootInterface

INT 1Ah, (AH)=BBh, (AL)=03h

The IPL Code issues this call once it has its runtime access to the TPM available, and causes the system firmware to no longer respond to TCPA BIOS requests through this interface until the next system restart.

Calling this function is optional.

On entry:

(AH) = BBh  
(AL) = 03h  
(EBX) = 'TCPA' (41504354h)

On return:

(EAX) = TCPA\_STATUS  
All other registers are preserved.

### 8.1.7 TCPA\_LogEvent

INT 1Ah, (AH)=BBh, (AL)=04h

This function MUST provide the TSS capability TSS\_LogEvent.

On entry:

(AH) = BBh  
 (AL) = 04h  
 (ES) = Segment portion of the pointer to the LogEvent input parameter block.  
 (DI) = Offset portion of the pointer to the LogEvent input parameter block.  
 (DS) = Segment portion of the pointer to the LogEvent output parameter block  
 (SI) = Offset portion of the pointer to the LogEvent output parameter block  
 (EBX) = 'TCPA' (41504354h)  
 (ECX) = 0  
 (EDX) = 0

On return:

(EAX) = TCPA\_STATUS  
 (DS:SI) =  
 All other registers are preserved.

#### 8.1.7.1 LogEvent Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set to 001Ch
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be logged.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	PCRIndex	The PCR number to which the event is the logged.
10h	DWORD	LogEventType	The EventType code to be logged with the resultant hash, as defined by the TCPA Trusted Subsystem Specification.
14h	DWORD	LogDataPtr	The 32-bit physical address of the start of the data buffer containing the TCPA_PCR_EVENT data structure.
18h	DWORD	LogDataLen	The length, in bytes, of the TCPA_PCR_EVENT data structure.

**8.1.7.2 LogEvent Output Parameter Block**

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, set to 000Ch.
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	EventNumber	The event number of the event just logged.



### 8.1.8 TCPA\_HashAll

INT 1Ah, (AH)=BBh, (AL)=05h

This function MUST provide the TSS capability: TSS\_HashAll.

On entry:

(AH) = BBh  
 (AL) = 05h  
 (ES) = Segment portion of the pointer to the HashAll input parameter block  
 (DI) = Offset portion of the pointer to the HashAll input parameter block  
 (DS) = Segment portion of the pointer to the Digest  
 (SI) = Offset portion of the pointer to the Digest  
 (EBX) = 'TCPA' (41504354h)  
 (ECX) = 0  
 (EDX) = 0

On return:

(EAX) = TCPA\_STATUS  
 (DS:SI) = Referenced buffer updated to provide return results.  
 All other registers are preserved.

#### 8.1.8.1 HashAll Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set to 0010h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	DWORD	HashDataPtr	The 32-bit physical address of the start of the data buffer to be hashed.
08h	DWORD	HashDataLen	The length, in bytes, of the buffer referenced by HashDataPtr.
0Ch	DWORD	AlgorithmID	The algorithm to use. In TCPA v1, this MUST be TCPA_ALG_SHA.

### 8.1.9 TCPA\_TSS

**INT 1Ah, (AH)=BBh, (AL)=06h**

This function provides optional TSS capabilities. If any TSS commands are implemented through this function TSS\_GetCapability MUST be implemented to give the caller the ability to determine which TSS Operations are supported. If no TSS Operations are supported this function MUST return with TCPA\_STATUS = TCPA\_PC\_UNSUPPORTED.

The TSS in and out Operands are defined in the TSS Specification.

On entry:

(AH) = BBh  
 (AL) = 06h  
 (ES) = Segment portion of the pointer to the TSS input parameter block  
 (DI) = Offset portion of the pointer to the TSS input parameter block  
 (DS) = Segment portion of the pointer to the TSS output parameter block  
 (SI) = Offset portion of the pointer to the TSS output parameter block  
 (EBX) = 'TCPA' (41504354h)  
 (ECX) = 0  
 (EDX) = 0

On return:

(EAX) = TCPA\_STATUS  
 (DS:SI) = Referenced buffer updated to provide return results.  
 All other registers are preserved.

#### 8.1.9.1 TSS Input Parameter Block

Offset	Size	Field Name	Description
00h	WORD	IPBLength	The length, in bytes of the input parameter block, set a minimum of 008h
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	WORD	OPBLength	Size of TSS Output Parameter Block allocated
06h	WORD	Reserved	
08h	BYTE	TSSOperandIn	The TSS Operand Parameter Block to send to the TPM

#### 8.1.9.2 TSS Output Parameter Block

Offset	Size	Field Name	Description
00h	WORD	OPBLength	The length, in bytes, of the output parameter block, a minimum of 0004h.

Offset	Size	Field Name	Description
02h	WORD	Reserved	Reserved for future definition by this specification, set to 0000h.
04h	BYTE	TSSOperandOut	The TSS Operand Parameter Block received from the TSS

**8.1.10 TCPA\_BIOSReserved**

**INT 1Ah, (AH)=BBh, (AL)=07h to 07Fh**

Remaining sub-functions in the range 07h to 07Fh are reserved for future definition by this specification.

**8.1.11 TCPA\_BIOSVendorReserved**

INT 1Ah, (AH)=BBh, (AL)=80h to 0FFh

Reserved for Vendor specific functions.

On entry:

(AH) = BBh

(AL) = nnh

(EBX) = 'TCPA' (41504354h)

## 8.2 TPM Driver Interfaces

### 8.2.1 Module Architectures

#### 8.2.1.1 TPM Supplied BIOS Drivers

##### *Start of informative comment:*

The TPM vendor may supply one or two BIOS drivers in addition to the normal OS drivers depending on the type of BIOS. One of these is the Memory Protect (MP) driver for the BIOS environment. It supports the 101-10h TPM Communication Interface defined in this specification. The second BIOS driver is the Memory Access (MA) driver, which will run in a memory-less and stateless environment. Typically this will be in the BIOS Boot Block if it is a Compaq BIOS.

Both the MA and the MP driver will be provided for a BIOS with the Compaq BIOS architecture while only the MP driver will be provided for a BIOS with the Integrated BIOS architecture.

##### *End of informative comment:*

#### 8.2.1.2 Object Format of BIOS Drivers

Both drivers provide a standard object format to the BIOS vendor as described in this section.

The table below describes what the header of the BIOS drivers will look like and where the driver code should start. The BIOS will move the driver into high memory, and then call the start code of the driver. The driver code MUST be relocate-able and MUST be 32-bit code, capable of running in a flat segment memory model.

##### BIOS Driver Header

Offset	Size	Default-Value	Description
00h	WORD	55AAh	Signature used to designate the start of the BIOS driver. This is deliberately set different than the Option ROM header.
02h	DWORD		Pointer to beginning of code (Offset to entry point for the driver).
06h	WORD		Total size of the driver in bytes (including the header).
08h	DWORD	00000000h	Base address of the TPM (as set by BIOS).
0Ch	DWORD	00000000h	Optional 2 <sup>nd</sup> base address. This is for memory and I/O mapped or decoding I/O location/address (as set by BIOS).
10h	BYTE	FFh	IRQ Level (00h is not assigned FFh is not required) (as set by BIOS and MUST be sharable).
11h	BYTE	FFh	DMA Channel (FFh in none assigned) (as set by BIOS).
12h	BYTE		XOR-Checksum of entire driver including this header at driver builds time. This is not maintained by the BIOS.
13h	BYTE	00h	Reserved and set to zero.
14h	DWORD	00000000h	PCI PFA if appropriate.
18h	DWORD	00000000h	USB, CardBus, etc
1Ch	DWORD	00000000h	Reserved and set to zero.
20h	Variable		Reserved for vendor specific data or is the entry point if vendor specific data not used.

XXh			Entry point into driver.
-----	--	--	--------------------------

### 8.2.1.3 Basic assumptions for both BIOS Drivers

#### 8.2.1.3.1 CMOS Timer

The CMOS Real Time Clock (RTC) will be available for both drivers and initialized by the caller. The RTC will be available by its legacy I/O addresses.

#### 8.2.1.3.2 Motherboard Initialization

All Motherboard chipset initialization (concerning the communication channel to TPM device) will be completed by the CRTM or POST-BIOS prior to calling the BIOS -CRTM-Driver or POST-Driver.

#### 8.2.1.3.3 Basic requirements

The BIOS drivers MUST fulfill the following requirements:

- The drivers MUST be completely self-contained since no BIOS services should be used;
- The drivers MUST check the validity of all the input parameters;
- The drivers MUST include block chaining for the transmission of large data blocks to and from the TPM device;
- The drivers are responsible to add and remove all TPM-Vendor specific protocol information to the TCPA-Transfer-Data (TCPA-Command);

## 8.2.2 Memory Abs nt (MA) Driver

### *Start of Informative comment*

This driver is designed to operate in a very limited environment. Specifically, it operates without memory, using only the CPU registers for data storage. The driver MUST be completely self-contained since an BIOS services will be available.

The expected use is seen in the field during the development of BIOSes. It is not expected to be used in a system with a registered BIOS as it bypasses the driver installed in the BIOS and may cause the system to crash. (The driver is designed to be used in a system with a registered BIOS as it bypasses the driver installed in the BIOS and may cause the system to crash.)

The purpose of the MA driver is to read and extend the function of BIOS code before entering the BIOS. The MA driver and the BIOS code define the hardware and software environment of the system.

### *End of Informative comment*

### 8.2.2.1 MA Driver Limitations

- No DMA
- No IRQ
- No Physical Memory
- MA-Driver Register usage table (General-Purpose and Segment register):

Register	Size	In / Out	Description
EAX	32	Not available	Driver must preserve this register.
EBX	32	Not available	Driver must preserve this register.
ECX	32	In / Out	Driver I/O; Set by the caller.
EDX	32	In / Out	Driver I/O; Set by the caller.
ESI	32	Not available	Driver must preserve this register.
EDI	32	Not available	Driver must preserve this register.
ESP	32	In (Offset)	Offset of the pointer to argument packet see Section 8.2.2.2. Set by the caller.
SS	16	In (Segment)	Segment of the pointer to argument packet see Section 8.2.2.2. Set by the caller.

- All other registers MAY be used as working registers by the MA driver without preserving them.
- The IA-32 processor (Pentium, Athlon or equivalent processor) architecture supports MMX/3DNow and FPU. It MAY be negotiated between the BIOS vendor (more specifically the vendor of the Core RTM) and the supplier of the Core-RTM-Driver (typically the TPM vendor) that this Driver can use the MMX/3DNow register MM0 through MM7 as working registers. (Note: The MMX registers are mapped to the physical location of the floating-point registers (R0 through R7). This means when a value is written into an MMX register using an MMX instruction, the value also appears in the corresponding floating-point register.)

#### Trademarks

- AMD, the AMD logo, AMD Athlon, K6, 3DNow!, and combinations thereof, and K86 are trademarks, and AMD-K6 is a registered trademarks of Advanced Micro Devices, Inc.
- Microsoft is a registered trademark of Microsoft Corporation.
- MMX is a trademark and Pentium is a registered trademark of Intel Corporation.
- Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



### 8.2.2.2 MA Driver Argument Packet Structure

On entry to the MA driver, SS:ESP points to an instance of this structure. The CRTM MAY have one or more of these structures per function to allow multiple calls into a single function from different locations.

```

MADriverArgPacketStruct  STRUC
    ReturnAddr    DD ? ; [IN] Return address. Allows driver to retrun via RET.
    HeaderPtr     DD ? ; [IN] Pointer to the BIOS Driver Header (Reference 8.2.1.2).
    FunctionNum    DB ? ; [IN] Function number identifying the function to perform.
MADriverArgPacketStruct  ENDS
  
```

### 8.2.2.3 Parameters and Structures

#### 8.2.2.3.1 Parameter pblnBuf

BYTE pblnBuf	
Description	Pointer to start address of the input data for the data transfers to TPM.

#### 8.2.2.3.2 Parameter dwlnPCRLen

DWORD dwlnPCRLen	
Description	Upper 16 bits contains the PCRIndex. The lower 16 bits contain the length of the input data record – 1. (i.e., FFFFh hashes 65536 bytes.)

#### 8.2.2.3.3 Parameter bMAInitTPMFctId

BYTE bMAInitTPMFctId	
Description	<p>Selects the TPM-Operation for the CRTM-Driver initialization.</p> <p>00h= No TPM-Operation is selected.</p> <p>To activate the TPM_Startup command set this parameter with a TCPA_STARTUP_TYPE identifier specified in the Main Specification (see TPM_Startup section in Main Specification).</p>

#### 8.2.2.3.4 Parameter bMAPhyPresenceTPMCmdId

BYTE bMAPhyPresenceTPMCmdId	
Description	<p>Selects the TPM-Operation for the PhysicalPresence command.</p> <p>This value is used in the TPM-Param-Block of the TPM_PhysicalPresence command. For the detailed definition of this identifier please use the Main Specification.</p>

### 8.2.2.4 MA Driver Functions

### 8.2.2.5 MA Driver Function Interface

The function number is contained in the FunctionNum field of the MADriverArgPacketStruct structure (Reference Section 8.2.2.2). The base for the function numbers is 01h. The offset for vendor specific driver function numbers is 80h. All functions return their exit code in the DL Register.


#### 8.2.2.5.1 Function MAInitTPM (Function Number: 01h)

The first call to the MA Driver must execute this function. This function does the initialization of the TPM and establishes and verifies the communication (with the parameters from the header) between the MA Driver and the TPM. If a TPM Operation is selected by the *bTPMInitCRTMFctId* parameter this function will send the command string to the TPM.

A TPM device can be opened with the same address only once by one host at a time. If the requested access cannot be granted (e.g., invalid input parameter) or if opening the connection to the TPM ends unsuccessfully, the function returns corresponding *errorCode*.

BYTE MAInitTPM (BYTE <i>bMAInitTPMFctId</i> )	
Input Parameters	DL = <i>bMAInitTPMFctId</i> Function identifier for the TPM_Startup operation (see 8.2.2.3.3).
Return Value	DL = <i>return value of this function</i>  One of the following values: TPM_OK TPM_IS_LOCKED TPM_NO_RESPONSE TPM_INVALID_RESPONSE TPM_RESPONSE_TIMEOUT TPM_INVALID_ACCESS_REQUEST TPM_FIRMWARE_ERROR TPM_GENERAL_ERROR TPM_TRANSFER_ABORT TPM_TCPA_COMMAND_ERROR

### 8.2.2.5.2 Function MAHashAllExtendTPM (Function Number: 02h)



BYTE MAHashAllExtendTPM (DWORD *pbInBuf, DWORD dwInPCRLen);	
Input Parameters	<i>EDX = *pbInBuf</i> Pointer to the start address of input buffer containing the data for the TPM device (see 8.2.2.3.1).  <i>ECX = dwInPCRLen</i> PCRIndex and Length of the input buffer data (see 8.2.2.3.2).
Return Value	<i>DL = return value of this function</i>  One of the following values: TPM_OK TPM_IS_LOCKED TPM_NO_RESPONSE TPM_INVALID_RESPONSE TPM_RESPONSE_TIMEOUT TPM_INVALID_ACCESS_REQUEST TPM_FIRMWARE_ERROR TPM_GENERAL_ERROR TPM_TRANSFER_ABORT TPM_TCPA_COMMAND_ERROR

### 8.2.2.5.3 Function MAPHysicalPresenceTPM (Function Number: 03h)

#### Start of informative comment:

This function sends the TPM PhysicalPresence operations with an command identifier. The data structure is defined as follows:



Data over the bus is a 32-bit value. If available, this function returns the response from the TPM. If the function fails, the error code is returned. The response is a 32-bit value. The data is a 32-bit value. The data is a 32-bit value and returns the response from the TPM.

#### End of informative comment:

BYTE MAPHysicalPresenceTPM (BYTE bMAPhyPresenceTPMCmdId):	
Input Parameters	DL = bMAPhyPresenceTPMCmdId Command identifier for the TPM_PhysicalPresence operation (see 8.2.2.3.4).
Return Value	DL = return value of this function  One of the following values: TPM_OK TPM_IS_LOCKED TPM_NO_RESPONSE TPM_INVALID_RESPONSE TPM_RESPONSE_TIMEOUT TPM_INVALID_ACCESS_REQUEST TPM_FIRMWARE_ERROR TPM_GENERAL_ERROR TPM_TRANSFER_ABORT TPM_TCPA_COMMAND_ERROR

## 8.2.3 Memory Present (MP) Driver

### 8.2.3.1 Architecture



■ Figure – 7.1 Pre-Boot Driver Interface

### 8.2.3.2 MP Driver Limitations

- No Interrupts are allowed. The MP driver MUST poll the TPM.
- The MP driver MAY be relocated after MAInitTPM and at any time between call MP driver functions.
- MP Driver needs to be placed into ACPI non-reclaimable area. The driver MUST support being relocated between calls.
- The resources allocated to the TPM MAY be changed by the BIOS between calling MP driver functions, therefore, the MAInitTPM function MUST be recallable.
- All registers not used for return parameters MUST be preserved.
- MP Driver needs to be built such that it has any data memory it requires is part of the body of the driver image.

### 8.2.3.3 Parameters and Structures

#### 8.2.3.3.1 Parameter pbInBuf

BYTE pbInBuf	
Description	Pointer to input data for the data transfers to TPM.

#### 8.2.3.3.2 Parameter pbOutBuf

BYTE pbOutBuf	
Description	Pointer to output buffer for the data transfers from the TPM.

#### 8.2.3.3.3 Parameter dwInLen

DWORD dwInLen	
Description	Length of the input data record.

#### 8.2.3.3.4 Parameter dwOutLen

DWORD dwOutLen	
Description	DWORD to store the length info of the output data record.

#### 8.2.3.3.5 Structure TPMTransmitEntry

Start of this structure comment

This structure is used by the TPMTransmit function to pass the input and output parameters to the TPM device. It contains the input data buffer, the input data length, the output data buffer, and the output data length. This structure is also used by the TPM device to return the output data length to the host system.

End of this structure comment

```

TPMTransmitEntryStruct  STRUC
    pbInBuf    DD ? ; [IN]    Pointer to input data for the data transfers to TPM.
    dwInLen    DD ? ; [IN]    Length of the input data record.
    pbOutBuf    DD 0 ; [OUT]   Pointer to output buffer for the data from the TPM.
    dwOutLen    DD 0 ; [IN/OUT] DWORD to store the length info of the output data record.
TPMTransmitEntryStruct  ENDS
  
```

The parameter pdwOutLen is both an input and output parameter:

As input (entry point of this function) it specifies the maximum number of bytes, which can be read from the TPM device to the output buffer. If the function terminates successfully the value of this variable is adjusted to match with the number of bytes received from the TPM.

#### 8.2.3.3.6 Parameter lpTPMTransInfo

TPMTransmitEntryStruct lpTPMTransInfo	
Description	Pointer to a <b>TPMTransmitEntryStruct</b> , which carries the input and output parameters for data transfer between host system and TPM device.

### 8.2.3.4 MP Driver function interfac

The AL-Register contains the function selector number for the different functions of this driver (the base for this is **01h**). The offset for vendor specific driver function numbers is 80h. All these functions returns there exit code in AL-Register.

#### 8.2.3.4.1 Function MPInitTPM (Function-Nr-AL-Register: 01h)

This function is performed the first time the driver is called. It is used to initialize the TPM if not already done by the BIOS Boot Block or if there are some differences between the communication parameters for the CRTM and POST-Phase. This function must be also called if the BIOS moves the I/O address used by the TPM (such as if BIOS performs PnP conflict resolution).

This function does the initialization of the TPM and the driver and establishes (opens a connection) and verifies the communication (with the parameters from the header) between the POST-Driver and the TPM. If the interrupt number is set to FFh no interrupts are generated. This means the interrupts are disabled in the TPM device and the communication runs in polling mode this is the default mode.

A TPM device can be opened with the same address only once by one host at a time. If the requested access cannot be granted (e. g. invalid input parameter) or if opening the connection to the TPM ends unsuccessfully, the function returns corresponding *errorCode*.

BYTE MPInitTPM (void)	
Input Parameters	<i>All necessary inputs are located in the driver header structure (see 8.2.1.2).</i>
Output Parameters	<i>None</i>
Return Value	<i>AL = return value of this function</i>  One of the following values: <b>TPM_OK</b> <b>TPM_INVALID_ADR_REQUEST</b> <b>TPM_IS_LOOKED</b> <b>TPM_INVALID_DEVICE_ID</b> <b>TPM_INVALID_VENDOR_ID</b> <b>TPM_RESERVED_REG_INVALID</b> <b>TPM_FIRMWARE_ERROR</b> <b>TPM_UNABLE_TO_OPEN</b> <b>TPM_GENERAL_ERROR</b>



**8.2.3.4.2 Function MPCloseTPM (Function-Nr-AL-Register: 02h)**

Closes a connection to a TPM device with the specified parameters in the header. All data related to this connection to the device, such as allocated memory, are released. The registers in the configuration space of the TPM device are reinitialized to the reset status and the logical device is deactivated.

If the specified parameters in the header are not valid, or if closing of the connection to the TPM ends unsuccessfully, the function fails and returns corresponding *errorCode*.

BYTE MPCloseTPM (void);	
Input Parameters	<i>All necessary inputs are located in the driver header structure (see 8.2.1.2).</i>
Output Parameters	<i>None</i>
Return Value	<i>AL = return value of this function</i>  One of the following values: <b>TPM_OK</b> <b>TPM_INVALID_ADR_REQUEST</b> <b>TPM_UNABLE_TO_CLOSE</b> <b>TPM_GENERAL_ERROR</b>

**8.2.3.4.3 Function MPGetTPMStatusInf (Function-Nr-AL-Register: 03h)**

This function reads the current error and status information from the TPM device. All data related to this connection, such as allocated memory, are still valid.

If the specified parameters in the header are not valid, or this device is not yet open, the function fails and returns an error flag.

DWORD MPGetTPMStatusInf (void);	
Input Parameters	<i>All necessary inputs are located in the driver header structure (see 8.2.1.2).</i>
Output Parameters	<i>None</i>
Return Value	<i>EAX = return value of this function</i>  <i>For the coding of the return value see 8.2.3.5.</i>

#### 8.2.3.4.4 Function MPTPMTransmit (Function-Nr-AL-Register: 04h)

Transmits the data from the input buffer (*\*pbInBuf*) to the TPM and reads the response from the TPM to the output buffer (*\*pbOutBuf*). After successful Power-On and opening a TPM connection, the host can send the first request to the TPM by writing the bytes to the TPM. When the request is processed by the TPM and the response is available the TPM firmware issues an interrupt (or polling by the host if the interrupt is disabled) and the host can read it.

This function is responsible for block chaining and error handling during the interaction with the TPM device over communication interface.

All vendor specific transport protocol information are added and removed by this function. The input and output buffer contains only TCPA-Command-Param-Lists, this data streams are opaque to this function. This means that the TCPA-Command-Param-Lists in these buffers will be not interpreted or reorganized by this function.

If no open connection to a TPM device is available, if it returns no response, if the function calling parameters are invalid, or the transmission of the data block to the TPM ends unsuccessfully, the function fails and returns corresponding *errorCode*.

BYTE MPTPMTransmit (MPTPMTransmitEntryStruct *pTPMTransInfo)	
Input Parameters	<p><i>ESI</i> = pointer to a TPMTransmitEntryStruct (see 8.2.3.3.5).</p> <p><i>pbInBuf</i> Pointer to the input buffer containing the data (TCPA command string) for the TPM device (see 8.2.3.3.1).</p> <p><i>dwInLen</i> Length of the input buffer data (see 8.2.3.3.3).</p>
Input/Output Parameters	<p><i>pdwOutLen</i> Pointer to store the length info of the received data (see 8.2.3.3.4). It also carries the size (input) of the OutBuf to store the response of the TPM device.</p>
Output Parameters	<p><i>pbOutBuf</i> Pointer to the output buffer to store the data from the TPM device (see 8.2.3.3.2).</p>
Return Value	<p><i>AL</i> = return value of this function</p> <p>One of the following values:  <b>TPM_OK</b>  <b>TPM_IS_LOCKED</b>  <b>TPM_NO_RESPONSE</b>  <b>TPM_INVALID_RESPONSE</b>  <b>TPM_RESPONSE_TIMEOUT</b>  <b>TPM_INVALID_ACCESS_REQUEST</b>  <b>TPM_FIRMWARE_ERROR</b>  <b>TPM_GENERAL_ERROR</b>  <b>TPM_TRANSFER_ABORT</b></p>

### 8.2.3.5 Return-Values for MPGetTPMStatusInfo (Function: 03h)

If the return value is **zero** no error condition is active for this TPM connection. This status is the OK-Status of the TPM device.

DWORD-Return-Value	
Bit	Descriptions
0	If set a general error condition is active for this TPM connection. For details evaluate the condition of the following error information (Bit 1:15).
1	Invalid status/error request access.
2	If set a general firmware error occurred during start up of the TPM firmware.
3	Time out occurred during send process of the request sequence to the TPM device.
4	Response time out in TPM communication.
5	Transfer communication abort with the TPM device.
6	Reserved. This bit is read-only and has a value of 0.
7	Reserved. This bit is read-only and has a value of 0.
8	Reserved. This bit is read-only and has a value of 0.
9	Reserved. This bit is read-only and has a value of 0.
10	Reserved. This bit is read-only and has a value of 0.
12	Reserved. This bit is read-only and has a value of 0.
13	Reserved. This bit is read-only and has a value of 0.
14	Reserved. This bit is read-only and has a value of 0.
15	Reserved. This bit is read-only and has a value of 0.
16	If set a general status information is available for this TPM. For details evaluate the condition of the following status information (Bit 17:31).
17	The TPM device is not personalized (e. g. Endorsement key pair is missing).
18	Integrity discrepancy in the TPM initialization.
19	Self-Test of TPM device complete.
20	Data transmission with TPM device active.
21	Reserved. This bit is read-only and has a value of 0.
22	Reserved. This bit is read-only and has a value of 0.
23	Reserved. This bit is read-only and has a value of 0.
24	Reserved. This bit is read-only and has a value of 0.
25	Reserved. This bit is read-only and has a value of 0.
26	Reserved. This bit is read-only and has a value of 0.
27	Reserved. This bit is read-only and has a value of 0.
28	Reserved. This bit is read-only and has a value of 0.
29	Reserved. This bit is read-only and has a value of 0.
30	Reserved. This bit is read-only and has a value of 0.
31	Reserved. This bit is read-only and has a value of 0.

### 8.2.3.6 Error and Return Codes

The base number for the return codes is **TPM\_RET\_BASE = 01h**. The catalog of error and return codes can be extended to include TPM vendor specific return codes at the end of this list.

If either driver fails to communicate with the TPM it MUST do one of the following:

- Permanently disable the connection to the TPM,
- Take action to prevent the platform from loading the Operating System,
- Perform a Platform Reset, or
- Force transfer control of the platform to a manufacturer approved environment.

Error Code	Value	Description
TPM_OK	00h	Indicator of successful execution of the function.
TPM_GENERAL_ERROR	TPM_RET_BASE + 00	A general unidentified error occurred.
TPM_IS_LOCKED	TPM_RET_BASE + 01	The access cannot be granted the device is open.
TPM_NO_RESPONSE	TPM_RET_BASE + 02	No response from the TPM device.
TPM_INVALID_RESPONSE	TPM_RET_BASE + 03	The response from the TPM was invalid.
TPM_INVALID_ACCESS_REQUEST	TPM_RET_BASE + 04	The access parameters for this function are invalid.
TPM_FIRMWARE_ERROR	TPM_RET_BASE + 05	Firmware error during start up.
TPM_INTEGRITY_CHECK_FAILED	TPM_RET_BASE + 06	Integrity checks of TPM parameter failed.
TPM_INVALID_DEVICE_ID	TPM_RET_BASE + 07	The device ID for the TPM is invalid.
TPM_INVALID_VENDOR_ID	TPM_RET_BASE + 08	The vendor ID for the TPM is invalid.
TPM_UNABLE_TO_OPEN	TPM_RET_BASE + 09	Unable to open a connection to the TPM device.
TPM_UNABLE_TO_CLOSE	TPM_RET_BASE + 10	Unable to close a connection to the TPM device.
TPM_RESPONSE_TIMEOUT	TPM_RET_BASE + 11	Time out for TPM response.
TPM_INVALID_COM_REQUEST	TPM_RET_BASE + 12	The parameters for the communication access are invalid.
TPM_INVALID_ADR_REQUEST	TPM_RET_BASE + 13	The address parameter for the access is invalid.
TPM_WRITE_BYTE_ERROR	TPM_RET_BASE + 14	Bytes write error on the interface.
TPM_READ_BYTE_ERROR	TPM_RET_BASE + 15	Bytes read error on the interface.
TPM_BLOCK_WRITE_TIMEOUT	TPM_RET_BASE + 16	Blocks write error on the interface.
TPM_CHAR_WRITE_TIMEOUT	TPM_RET_BASE + 17	Bytes write time out on the interface.
TPM_CHAR_READ_TIMEOUT	TPM_RET_BASE + 18	Bytes read time out on the interface.
TPM_BLOCK_READ_TIMEOUT	TPM_RET_BASE + 19	Blocks read error on the interface.
TPM_TRANSFER_ABORT	TPM_RET_BASE + 20	Transfer abort in communication with TPM device.
TPM_INVALID_DRV_FUNCTION	TPM_RET_BASE + 21	Function number (AL-Register) invalid for this driver.
TPM_OUTPUT_BUFFER_TOO_SHORT	TPM_RET_BASE + 22	Output buffer for the TPM response too short.
TPM_FATAL_COM_ERROR	TPM_RET_BASE + 23	Fatal error in TPM communication.
TPM_INVALID_INPUT_PARA	TPM_RET_BASE + 24	Input parameter for the function invalid.
TPM_TCPA_COMMAND_ERROR	TPM_RET_BASE + 25	Error during execution of a TCPA command.
TPM_VENDOR_BASE_RET	128	Start point for return codes are reserved for use by TPM vendors.

### 8.3 Physical Presenc

Start of informative comment:

Physical presence is required to allow the system to perform TPM commands. These commands are generally used to bypass some security conditions when the authentication data is unavailable to the TPM, as an emergency mode. Two methods are specified in this section. Others may be implemented. It is recommended that the mechanism is similar to that of the same aspect of integrity of the CRTM.

End of informative comment:

The Motherboard MAY provide a mechanism that provides proof of a human's physical presence to the Platform.

#### 8.3.1 Physical Switch

A physical switch or jumper or momentary button that when activated provides a Physical Presence signal to the TPM. It MUST NOT be possible to generate this signal from software. This switch, jumper, or button MUST be in a location typically inaccessible to the user during the normal operation of the platform. Example: A DIP switch connected to the Motherboard which is within the platform case.

#### 8.3.2 Indication of Physical Presence from the CRTM

The CRTM MAY be designed to detect the user's physical presence and use the TSC\_PhysicalPresence operation to indicate physical presence to the TPM. If a utility external to the CRTM is predicated upon an indication of physical presence, it MUST be designed such that it can only be executed if the user is physically present at the platform (e.g., insertion of a floppy disk, USB device, pressing a button). The CRTM MUST perform one of the two following sequences based on the indication of physical presence:

- Physical Presence NOT indicated: Exit normally, processing the remaining portions of the pre-boot environment.

In this option, prior to exiting the CRTM, it MUST set the physicalPresenceMask flag appropriate to the design of the platform. If physicalPresenceMask is TRUE, the CRTM MUST set the PhysicallyPresent to FALSE and PhysicalPresenceLock to TRUE.

- Physical Presence IS indicated: Transfer control of the platform to the utility that requires physical presence.

Prior to transferring control of the platform to the utility that requires physical presence, the CRTM MAY leave the PhysicalPresenceMask, PhysicallyPresent, and, the PhysicalPresenceLock flags in any state appropriate for the design of the platform and entry into the utility. However, upon exit from the utility, it MUST set the physicalPresenceMask flag appropriate to the design of the platform. If physicalPresenceMask is TRUE, the CRTM MUST set the PhysicallyPresent to FALSE and PhysicalPresenceLock to TRUE.